Evaluation of a Mechanism to Reduce Cache Pollution
Keywords:
Cache Pollution, Performance, EvaluationAbstract
Caching and prefetching are employed to hide the high latency associated with reading data from main memory. The prefetcher can deteriorate per- formance when it pollutes the cache with its data. Many authors suggest changing the cache insertion and replacement policy to give priority to more useful blocks and diminish pollution. We evaluate one of these techniques through simulation and identify how they improve and how they degrade performance.References
Henning, J. L. (2006). Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1–17.
Jaleel, A., Theobald, K. B., Steely Jr, S. C., and Emer, J. (2010). High performance cache replacement using re-reference interval prediction (rrip). In ACM SIGARCH Computer Architecture News, volume 38, pages 60–71. ACM.
Levinthal, D. (2009). Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. Intel Performance Analysis Guide, 30:18.
Liu, G., Huang, Z., Peir, J.-K., Shi, X., and Peng, L. (2011). Enhancements for accurate and timely streaming prefetcher. J Instr Level Parallelism, 13.
Seshadri, V. (2014). Source code for Mem-Sim. Retrieved May 30, 2018 from www.ece.cmu.edu/ safari/tools.html.
Seshadri, V., Mutlu, O., Kozuch, M. A., and Mowry, T. C. (2012). The evicted-address filter: A unified mechanism to address both cache pollution and thrashing. In Proceed-
ings of the 21st international conference on Parallel architectures and compilation techniques, pages 355–366. ACM.
Seshadri, V., Yedkar, S., Xin, H., Mutlu, O., Gibbons, P. B., Kozuch, M. A., and Mowry, T. C. (2015). Mitigating prefetcher-caused pollution using informed caching poli-
cies for prefetched blocks. ACM Transactions on Architecture and Code Optimization (TACO), 11(4):51.
Sherwood, T., Perelman, E., Hamerly, G., and Calder, B. (2002). Automatically characterizing large scale program behavior. ACM SIGARCH Computer Architecture News, 30(5):45–57.
Srinath, S., Mutlu, O., Kim, H., and Patt, Y. N. (2007). Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers. In High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th International Symposium on, pages 63–74. IEEE.
Wu, C.-J., Jaleel, A., Martonosi, M., Steely Jr, S. C., and Emer, J. (2011). Pacman: prefetch-aware cache management for high performance caching. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, pages 442–453. ACM.
Wu, C.-J. and Martonosi, M. (2011). Characterization and dynamic mitigation of intra- application cache interference. In Performance Analysis of Systems and Software (IS-PASS), 2011 IEEE International Symposium on, pages 2–11. IEEE.
Downloads
Published
Issue
Section
Categories
License
Copyright (c) 2018 Arthur Mittmann Krause, Francis Birck Moreira, Eduardo Henrique Molina da Cruz, Philippe Olivier Alexandre Navaux (Autor)
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
Os autores mantêm os direitos autorais sobre os trabalhos publicados nesta revista, concedendo à SETIF o direito de primeira publicação. O conteúdo está licenciado sob uma Licença Creative Commons Atribuição-CompartilhaIgual 4.0 Internacional (CC BY-SA 4.0), que permite copiar, redistribuir, remixar, transformar e criar a partir do material para qualquer finalidade, inclusive comercial, desde que seja atribuída a autoria e feita referência à publicação original nesta revista.
Os autores concordam que qualquer reutilização de seu trabalho por terceiros deve incluir o nome dos autores, o título do artigo, o nome da revista, o DOI (quando disponível) e o link para a licença.
É permitido e incentivado que os autores disponibilizem a versão publicada do trabalho em repositórios institucionais, sites pessoais ou redes acadêmicas imediatamente após a publicação, com menção à publicação inicial nesta revista.
